Abstract-We describe a front-end application specific integrated circuit (ASIC) developed for a Silicon Compton telescope. Composed of 32 channels, it reads out signals in both polarities from each side of a Silicon strip sensor, 2 mm thick 27 cm long, characterized by a strip capacitance of 30 pF. Each front-end channel provides low-noise charge amplification, shaping with a stabilized baseline, discrimination, and peak detection with an analog memory. The channels can process events simultaneously, and the read out is sparsified. The charge amplifier uses a dual-cascode configuration and dual-polarity adaptive reset. The low-hysteresis discriminator and the multi-phase peak detector process signals with a dynamic range in excess of four hundred. An equivalent noise charge (ENC) below 200 electrons was measured at 30 pF, with a slope of about 4.5 electrons/pF at a peaking time of 4 s. With a total dissipated power of 5 mW the channel covers an energy range up to 3.2 MeV.
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I. INTRODUCTION
A MONG various techniques for determining the location and energy of Gamma-ray sources, Compton imaging is one of the most promising, with applications ranging from astrophysics, to homeland security and medical imaging [1] - [17] . Among the advantages, Compton telescopes can frequently operate at room temperature and achieve a high signal-to-noise ratio by reducing the background to the events that are reconstructed to the same location as the source of interest.
A large field-of-view Silicon Compton telescope was recently proposed [18] - [24] . The instrument, shown in Fig. 1 , is composed of 24 layers of 3 3 sensor arrays. Each array contains nine double-sided 2-mm thick Silicon sensors each of 9 9 , bearing orthogonal strips on the opposite sides. The strips are daisy-chained in both directions, realizing a total of 192 strips per side, each about 27 cm long (pitch ). The sensor arrays are attached to printed circuit boards, and the strips are wire bonded and ac-coupled to the readout electronics, which is located along two sides of the array [19] , [20] . A bias voltage is applied to deplete the sensors, and the charge generated by the ionizing event induces on the strips a positive or a negative charge, depending on the sensor's side. The orthogonal arrangement allows the reconstruction of the position of the event in each layer.
To read out the signals from the 9216 strips (4608 for each polarity), a low-noise application specific integrated circuit (ASIC) is required. When connected to the strips that are characterized by a capacitance of about 30 pF, the ASIC must provide a resolution better than 3 keV FWHM (about 360 electrons rms), covering an energy range of 1.6 MeV without dissipating more than a few mW per channel [4] . The ASIC discussed here was developed for this purpose jointly by the Naval Research Laboratory (NRL) and Brookhaven National Laboratory (BNL). In this paper, we describe the ASIC's architecture, and report our first experimental results. Fig. 2 shows the architecture of the ASIC that comprises 32 front-end channels, 32:1 multiplexers, bias circuitry, a test-pulse generator, two 10-bit DACs for threshold and test pulse control, configuration registers, and logic to control the acquisition, readout, and configuration. Each channel implements a low-noise charge amplifier, a shaper with stabilized baseline, a discriminator with trimming, and a peak detector with analog memory. Details of some of these circuit blocks are given below.
II. ARCHITECTURE OF THE ASIC
The charge amplifier input MOSFET is a p-channel of gate length , and gate width (30 100 fingers). Biased at a drain current of 400 , the MOSFET is optimized for an external input capacitance of 30 pF [7] . With a transconductance and a gate capacitance , it contributes to the equivalent noise charge (ENC) with about 270 electrons at 1 peaking time with the 30 pF input load.
The charge-amplification section (charge amplifier in Fig. 2 ) has three stages (see Fig. 3 ), all based on the adaptive continuous reset configurations discussed in [26] and [27] . The feedback capacitor of the first stage is 300 fF. The first and the second stage provide, respectively, a charge gain of 14 and 4. The third stage provides a signal inversion, which is enabled only for a 0018-9499/$25.00 © 2008 IEEE negative input charge polarity (dotted lines in Fig. 3 ), and bypassed in the other case (dashed line in Fig. 3 ). To have each reset stage to properly operate with either the negative or the positive input charge, a combination of both classical and mirror configurations is simultaneously implemented and alternatively enabled (MOSFETs indicated either in red for negative input charge polarity, and in blue with dots for the other case) depending on the input charge's polarity. The output of the last stage (the second or the third depending on the polarity), is connected to the virtual ground input of the shaping amplifier.
To match the 30 pF strip capacitance, the input MOSFET has a relatively large gate size, which entails a small output resistance,
, and a relatively large gate-to-drain capacitance, . To achieve a high voltage gain and wide bandwidth, the voltage amplifier typically implements a cascode, where the current is about one tenth of the drain current of . In our case, due to the small and large , a single cascode (SCS) configuration, based on one MOSFET as shown in Fig. 4 (a), would considerably limit the amplifier's performance. With its relatively high input impedance, the SCS limits the dc gain and adds a pole at the drain of at relatively low frequency. In addition, it affects the pole-zero cancellation of the charge amplifier because of the contribution from which, multiplied by the gate-to-drain voltage gain of , integrates a non-negligible amount of the signal charge. The resulting effective increase in the overall feedback capacitance introduces an error in the pole-zero cancellation.
To improve the performance, the input impedance of the cascode must be reduced. We analyzed two solutions, both frequently adopted by designers: the amplified cascode (ACS) shown in Fig. 4(b) , and the dual cascode (DCS) shown in Fig. 4(c) .
The ACS controls the gate voltage of through a feedback loop realized using the voltage amplifier . The DCS has a second cascode , located between and , operating at the same current as . We compare the three configurations in Fig. 4 analyzing them in terms of impedance at the drain of , amplifier dc voltage gain, bandwidth, noise, voltage drop, and dissipated power.
In the following, and are, respectively, the transconductance, output resistance, gate-to-source, and gate-to-drain capacitance of , , and , while is the resistance of the current source, . In all cases and for all MOSFETs we assume a dc gain . In terms of the impedance, , at the drain of , the comparison can be done at low frequency. It results in the corresponding resistances :
and, within the typical cases of and , both the ACS and DCS exhibit a similar performance.
In terms of the amplifier's dc voltage gain, , the results are:
So, again, within the typical cases, both the ACS and DCS exhibit comparable performance. In terms of bandwidth, the SCS introduces in the amplifier's voltage transfer function only one pole (time constant ), while the ACS and the DCS introduce two poles (time constants and ), but at higher frequency. For the case of the ACS the two poles can be complex conjugate, and consequently, the associated phase margin could make difficult for the designer to stabilize charge amplifier's feedback loop. To guarantee real poles the ACS must be designed to satisfy the following condition:
and, assuming that (3) is satisfied, the three alternatives perform as follows: (4) We note that if operates with a size and current comparable to , the ACS and DCS deliver comparable performances. In terms of noise, performing for simplicity the calculations at low frequency and assuming an infinite load resistance , it follows (5) where , , and are, respectively, the equivalent input noise voltages of , , and , and is the corresponding equivalent contribution at the input of the amplifier. If operates with a size and current comparable to , the ACS and DCS offer similar performances.
In terms of additional voltage drop compared to the single cascode, for the ACS it depends on the gate-to-source voltage of , while for the DCS it is controlled by the gate bias voltage of . Considering that the source-to-drain voltage of and can be contained in most cases within very few hundreds of mV, the two solutions exhibit an equivalent drop.
In terms of power dissipation, the ACS requires the additional current associated with that, to contain the noise and satisfy (3), can be non-negligible.
Taking all these findings into consideration, we adopted the DCS configuration. The gate width of that maximizes the bandwidth can be calculated from (4), and it is about one third to one fourth of the gate width of , depending on the gate width of . The charge amplifier in Fig. 3 is followed by a 5th order shaper [28] that provides charge to voltage conversion and filtering with a peaking time adjustable to 0.5-, 1-, 2-, and 4-. The output baseline is stabilized with a band-gap-referenced BLH circuit [29] . The overall channel gain can be set to nominal values of about 14-, 28-or 56-mV/fC, thus covering an energy range up to 3.2 MeV. A low-hysteresis comparator with multiple-firing suppressor [30] accommodates event discrimination with a threshold controlled through a 10-bit DAC common to all channels, and a 4-bit DAC per channel for equalization. Abovethreshold events are processed by a multi-phase peak detector with analog memory [30] , [31] .
The acquisition is enabled by setting the external LVDS (Low Voltage Differential Signal) Enable at high; it can be automatically disabled either when a first channel crosses the threshold, or when a first channel finds the peak. An LVDS Flag, which can be released either at the first peak found or 200 ns later, indicates one or more successful acquisitions. Users can set the delay, during which other channels may be processing events, after which the read out of the measured amplitudes can start. The ChipSelect high sets the ASIC in the readout mode, and at each LVDS Clock, the peak amplitude and the address of those channels that processed the above-threshold events are made sequentially available at dedicated outputs (one analog output for the peak amplitudes, five digital outputs for the address), thus providing sparsification.
Each channel implements a 200 fF test capacitor connected to the input, with another terminal connected to an on-chip pulse generator. The pulse generator is triggered with the LVDS clock TestCk, and has an amplitude adjustable with a dedicated 10-bit DAC. Additional ASIC functions include per channel masking, channel shaper output monitor, and a DACs monitor.
Fabricated in CMOS 0.25 , the ASIC has 80 pads and measures about 5 mm 5 mm. The channel itself is 4.2 mm 120 and dissipates about 4 mW. The entire ASIC system dispels about 160 mW, yielding an effective power per channel of about 5 mW. Fig. 5 is a picture of the die. 
III. FIRST EXPERIMENTAL RESULTS
The ASIC initially was characterized without sensor and then, in preliminary experiments, with a sensor; we report here the most relevant results. Fig. 6 illustrates the response of the channel to a negative charge of about 25 fC for the four peaking times and three gain settings. The baseline is about 260 mV. We measured an integral linearity error within ( at 0.5 peaking time) for amplitudes of output signal up to 2.25 V (including the baseline), corresponding to an input charge up to 140 fC at the lowest gain setting. A channel-to-channel dispersion of about 5 mV rms and 1.6% rms (3.7% rms at 0.5 peaking time) respectively characterized the baseline and gain.
The ENC versus external input capacitance is shown in Fig. 7 for the four peaking time settings, measured at each of the three gain settings. Fig. 7(a) shows the case of negative charge amplification, while Fig. 7(b) shows the positive. A noise slope from at 4 to about 12 at 0.5 was extracted for both.
In Fig. 8 , we depict the gain versus external input capacitance for the same settings. We measured a drop in gain from 3%/100 pF at 4 to 6%/100 pF at 0.5 . A somewhat stronger dependence of the gain on the peaking time was apparent in the positive charge amplification. We are investigating this effect; it might be partially attributed to the edge of the internal pulse generator, which is asymmetric with respect to the polarity. At low capacitance a gain 9% larger than the nominal was measured at the maximum gain setting and at 4 peaking time, but reduced for shorter peaking times.
In Fig. 9 , we plot the measured peak amplitude, processed by the discriminator and peak detector circuits, as a function of the injected charge. The error in the peak detected amplitude, compared with the actual shaped pulse amplitude, also is shown. The circuits can discriminate and process for peak detection amplitudes from about 8 mV above baseline (about 0.22 fC at this gain setting), demonstrating a dynamic range of about 400. In Fig. 9 . Measured peak amplitude, processed by the discriminator and peak detector circuits, versus the input charge. The integral linearity error of the whole channel is within 60:25%. this measurement the dynamic range still is limited by the hysteresis (about 10 mV) of the comparator in the discrimination circuit, as it can be evaluated considering the signal-to-noise ratio of about . Fig. 10 shows a preliminary spectrum of and acquired at NRL using the ASIC connected to a Silicon strip sensor of 1.7 cm 1.4 mm 500
, with capacitance of 6 pF. We obtained a resolution of about 1.4 keV at 59.5 keV with a peaking time of 4 and at a temperature of . The peak at 122 keV, with a resolution of 1.5 keV, is also visible. The available linear range at this gain setting of 56 mV/fC (2.5 mV/ keV) is about 800 keV.
IV. CONCLUSIONS AND FUTURE WORK
The ASIC presented here was developed to read out the signals from 30 cm long, 2 mm thick, Silicon strip sensors, characterized by a capacitance of about 30 pF. Depending on the gain setting, the ASIC covers energies up to 3.2 MeV with a dynamic range of about 400. The 32 channels provide low-noise amplification, peak detection with analog memory, and sparsification, making this ASIC suitable for high-X and Gamma radiation detectors employing pixelated or segmented sensors, with capacitances from a few pF to several tens of pF. The first experimental results were reported here, and are in line with the design and meet the requirements of the Si based Compton imager. The ASIC is now being adopted by other research groups in the development of detectors based on Si and CZT sensors. Extensive results will be reported elsewhere in conjunction with those developments. Modifications of the front-end to match pixels with lower capacitances and to reduce the dissipated power within 1-2 mW per channel are being considered.
